ABSTRACT OF THE DISCLOSURE

A video processor comprises a bit rate converter for converting an M-1 bit input video signal to an N-bit output video signal by retaining gray levels 2 of the M-bit input video signal (where, N is smaller than M). A number of N-3 bit input gray levels are mapped in a gamma correction memory to a number of output gray levels. The output gray levels are distributed on a non-linear 5 curve complementary to a non-linear curve on which gray levels of a display device are distributed. The memory delivers one of the output gray levels when the N-bit output video signal of the bit rate converter corresponds to 8 one of the N-bit input gray levels. In one embodiment, the bit rate converter 9 truncates lower significant bits of the M-bit video signal, represents the 10 truncated bits by a different number of binary-1's, and distributes the binary-11 1's over a varying number of subsequent frames depending on the value of 12 the truncated bits. 13